

TLE8104E

Smart Quad Channel Powertrain Switch

coreFLEX TLE8104E



Data Sheet

V1.4, 2010-04-26

Automotive Power



Table of Contents

Table of Contents

	Table of Contents	2
1	Overview	3
2	Terms	5
3	Pin Configuration	6
3.1	Pin Assignment	
3.2	Pin Definitions and Functions	6
4	Maximum Ratings and Operating Conditions	7
4.1	Absolute Maximum Ratings	7
4.2	Operating Conditions	8
5	Electrical and Functional Description of Blocks	9
5.1	Power Supply	
5.2	Parallel Inputs	
5.3	Power Outputs	
5.3.1	Electrical Characteristics	1
5.3.2	Timing Diagrams	1
5.3.3	Inductive Output Clamp 1	2
5.3.4	Protection Functions	
5.3.4.1	Over Load Protection	
5.3.4.2	Over Temperature Protection	
5.3.5	Reverse Polarity Protection	
5.4	Diagnostic Functions	
5.5	SPI Interface	
5.5.1 5.5.2	SPI Signal Description	
5.5.2 5.5.3	Daisy Chain Capability	
5.6	FAULT pin	
6	SPI Control	
6.1 6.1.1	SPI Examples	20
6.1.2	Example: Diagnosis Only 2 Example: Read Back Input and 1-bit Diagnosis 2	
6.1.3	Example: Echo Function of SPI	
6.1.4	Example: OR Operation and Diagnosis	
6.1.5	Example: AND Operation and Diagnosis	
6.1.6	Example: All Other Command Words	22
7	Application Description	
8	Package Outlines	
9	Revision History	
5	Action motory	.0



Smart Quad Channel Powertrain Switch coreFLEX

TLE8104E

PG-DSO-20



1 Overview

Features

- Overload Protection
- DMO<mark>S Ove</mark>rtemperature protection
- Overvoltage protection
- Open load detection
- Low quiescent current mode
- Electrostatic discharge (ESD) protection
- IC Overtemperature warning
- 8-Bit SPI (for diagnosis and control)
- Short to GND detection
- Green Product (RoHS compliant)
- AEC Qualified

Description

Quad Low-Side Switch in Smart Power Technology (SPT) with four open drain DMOS output stages. The TLE8104E is protected by embedded protection functions and designed for automotive applications. The output stages can be controlled directly by parallel inputs for PWM applications (e.g. gasoline port injection) or by SPI. The parallel inputs can be programmed to be active high or active low. Diagnosis can be read from an 8-bit SPI or by the external fault pin.




Туре	Package	Marking
TLE8104E	PG-DSO-20	TLE8104E



Overview

Table 1 Product Summary

Operating voltage	Vs	4.5 5.5 V
Drain source voltage	V _{DS(AZ)}	45 60 V
Typical On-state resistance CH 1 - 4 at $T_j = 25^{\circ}$ C	R _{DS(ON)}	320 mΩ
Maximum On-state resistance CH 1 - 4 at $T_j = 150^{\circ}$ C	R _{DS(ON)}	650 mΩ
Nominal load current CH 1 - 4	ID	1 A
Minimum current limitation CH 1 - 4	I _{D (lim)}	3 A





Terms

2 Terms

Figure 2 shows all terms used in this Data Sheet.




Figure 2 Terms

The following is valid for all electrical characteristics cables: Channel related symbols without channel number are valid for each channel separately (e.g. V_{DS} specification is valid for V_{DS1} , V_{DS2} , V_{DS3} and V_{DS4}).






Pin Configuration

3 Pin Configuration

3.1 Pin Assignment





Maximum Ratings and Operating Conditions

4 Maximum Ratings and Operating Conditions

4.1 Absolute Maximum Ratings

Absolute Maximum Ratings ¹⁾

 T_j = -40 °C to +150 °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol Limit Values			Unit	Conditions	
			Min.	Max.			
4.1.1	Supply Voltage	Vs	-0.3	7	V	-	
4.1.2	Continuous Drain Source Voltage (OUT1 to OUT4)	V _{DS}	-0.3	45	V	-	
4.1.3	Input Voltage, All Inputs and Data outputs, Sense Lines	V _{IN}	-0.3	7	V	-	
4.1.4	Output Current per Channel ²⁾	ID	0	3	A	Output ON	
4.1.5	Maximum Voltage for short circuit Protection (single event) ³⁾	$V_{ m SC,\ single}$	-	30	V		
4.1.6	Electrostatic Discharge Voltage (human body model) according to EIA/JESD22-A114-E	V _{ESD}	-2000	2000	V		

1) Not subject to production test, specified by design.

2) Output current rating as long as maximum junction temperature is not exceeded. The maximum output current in the application has to be calculated using R_{thJA} depending on mounting conditions.

 Device mounted on PCB (100 mm × 100 mm × 1.5 mm epoxy, FR4); PCB in test chamber without blown air. All channels have identical loads.

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

- Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.
- Note: The TLE8104E fulfils the AEC standard requirements for latch-up on all pins except on pin 14-FAULT and on pin 15-SO ELECTRONIC



Maximum Ratings and Operating Conditions

4.2 Operating Conditions

Pos.	Parameter	Symbol	L	imit Valu	ies	Unit	Conditions
			Min.	Тур.	Max.		
4.2.1	Output Clamping Energy (single event), linearly decreasing current ¹⁾	E _{AS}	-	-	50	mJ	I _{D(0)} = 1 A, T _{J(0)} = 150 °C
Therma	al Resistance		-		-		
4.2.2	Junction to case	R_{thJSP}	-	2.1	3	K/W	P _V = 3 W
4.2.3	Junction to ambient, all channels active ²⁾	R _{thJA}	-	26	-	K/W	P _V = 3 W
Tempe	ra <mark>ture R</mark> ange						-
4.2.4	Operating Temperature Range	T_{j}	-40	-	150	°C	-
4.2.5	Storage Temperature Range	T _{stg}	-55	-	150	°C	-
1 D L			14 1	-		1	+

1) Pulse shape represents inductive switch off: $I_D(t) = I_D(0) \times (1 - t / t_{pulse}); 0 < t < t_{pulse}$

2) PCB set-up according Figure 4




Figure 4 Thermal Simulation - PCB setup

Note: Within the functional range, the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given by the related electrical characteristics table.



5 Electrical and Functional Description of Blocks

5.1 **Power Supply**

The TLE8104E is supplied by power supply line $V_{\rm S}$, used for the digital as well as the analog functions of the device including the gate control of the power stages. A capacitor between pins VS to GND is recommended.

A RESET pin is available. When a low level is applied to this pin, the device enters sleep mode. In this case, all registers are set to their default values and the quiescent supply current is minimized.

After start-up of the power supply, the RESET pin should be kept low until the Reset Duration Time has expired, reseting all SPI registers to their default values.

Electrical Characteristics: Power Supply

 $V_{\rm S}$ = 4.5 V to 5.5 V, $T_{\rm j}$ = -40 °C to +150 °C, (unless otherwise specified) all voltages with respect to ground, positive current flowing into pin

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions	
			Min.	Тур.	Max.			
5.1.1	Supply Voltage	Vs	4.5	-	5.5	V	-	
5.1.2	Supply Current	I _{S(ON)}	-	1	2	mA	all channels ON	
5.1.3	Input Low Voltage of pin RESET	V _{RESET(L)}	-0.3	-	1.0	V	-	
5.1.4	Input High Voltage of pin RESET	$V_{RESET(H)}$	2.0	-	V _S +0.3	V	-	
5.1.5	High Input Pull-up Current through pin RESET	I _{RESET(L)}	-100	-50	-20	μA	V_{RESET} = 2 V,	
5.1.6	Reset duration time ¹⁾	t _{RESET(L)}	10	-	-	μS	-	

1) For proper startup, after the supply $V_{\rm S}$ has reached its final voltage, the RESET pin should be held low until the reset duration time has expired.


5.2 Parallel Inputs

Each input signal controls the output stages of its assigned channel. For example, IN1 controls OUT1, IN2 controls OUT2, etc. Please refer to **Figure 4** for details.

The PRG pin selects if the input pins are active high or active low and activates either a pull-down or pull-up current source. If PRG is high, the input pins are active high and the pull-down current source is active. If PRG is low, the input pins are active low and the pull-up current source is active. The respective current sources at the input pin ensure that the channels switch off in case of an unconnected pin. The zener diode protects the input circuit against ESD pulses.

The *BOL* bit can be set via SPI. This bit determines if a Boolean OR or AND operation is performed on the *INn* signals and their corresponding data bits CHn_{IN} . The default setting of the *BOL* bit programs the device to perform an OR operation.







Input Control and Boolean Operator

Electrical Characteristics: Parallel Inputs

 $V_{\rm S}$ = 4.5 V to 5.5 V, $T_{\rm j}$ = -40 °C to +150 °C, (unless otherwise specified) all voltages with respect to ground, positive current flowing into pin (unless for pin SO)

through pin INnPRG =5.2.5High Input Pull-down Current $I_{IN(L)}$ 2050100 μA $V_{IN} = V$	os.	Parameter	Symbol	L	imit Valu	Unit	Conditions	
5.2.2Input High Voltage of pin INn $V_{IN(H)}$ 2.0- $V_{S}+0.3$ V-5.2.3Input Voltage Hysteresis ¹⁾ $V_{IN(Hys)}$ 50100200mV-5.2.4Low Input Pull-up Current through pin INn $I_{IN(L)}$ -100-50-20 μA $V_{IN} = 0$ PRG =5.2.5High Input Pull-down Current through pin INn $I_{IN(L)}$ 2050100 μA $V_{IN} = V$ PRG =5.2.6Input Low Voltage of pin PRG $V_{PRG(L)}$ -0.3-1.0V-5.2.7Input High Voltage of pin PRG $V_{PRG(H)}$ 2.0- V_{S} V-				Min.	Тур.	Max.		
5.2.3Input Voltage Hysteresis ¹⁾ $V_{IN(Hys)}$ 50100200mV-5.2.4Low Input Pull-up Current through pin INn $I_{IN(L)}$ -100-50-20 μA $V_{IN} = 0$ PRG =5.2.5High Input Pull-down Current through pin INn $I_{IN(L)}$ 2050100 μA $V_{IN} = V$ PRG =5.2.6Input Low Voltage of pin PRG $V_{PRG(L)}$ -0.3-1.0V-5.2.7Input High Voltage of pin PRG $V_{PRG(H)}$ 2.0- V_S V-	.2.1	Input Low Voltage of pin INn	V _{IN(L)}	-0.3	-	1.0	V	-
5.2.3Input Voltage Hysteresis1 $V_{IN(Hys)}$ 50100200mV-5.2.4Low Input Pull-up Current through pin INn $I_{IN(L)}$ -100-50-20 μA $V_{IN} = 0$ PRG =5.2.5High Input Pull-down Current through pin INn $I_{IN(L)}$ 2050100 μA $V_{IN} = V$ PRG =5.2.6Input Low Voltage of pin PRG $V_{PRG(L)}$ -0.3-1.0V-5.2.7Input High Voltage of pin PRG $V_{PRG(H)}$ 2.0- V_8 V-	.2.2	Input High Voltage of pin INn	V _{IN(H)}	2.0	_	V _s +0.3	V	-
5.2.4Low Input Pull-up Current through pin INn $I_{IN(L)}$ -100-50-20 μA $V_{IN} = 0$ PRG =5.2.5High Input Pull-down Current through pin INn $I_{IN(L)}$ 2050100 μA $V_{IN} = V$ PRG =5.2.6Input Low Voltage of pin PRG $V_{PRG(L)}$ -0.3-1.0V-5.2.7Input High Voltage of pin PRG $V_{PRG(H)}$ 2.0- V_8 V-	.2.3	Input Voltage Hysteresis ¹⁾		50	100	200	mV	-
through pin INnIN(c)PRG =5.2.6Input Low Voltage of pin PRG $V_{PRG(L)}$ -0.3-1.0V5.2.7Input High Voltage of pin PRG $V_{PRG(H)}$ 2.0- V_{S} V-				-100	-50	-20	μA	V _{IN} = 0 V, PRG = 0
5.2.7 Input High Voltage of pin PRG $V_{PRG(H)}$ 2.0 – V_{S} V –			I _{IN(L)}	20	50	100	μA	$V_{\rm IN} = V_{\rm S},$ PRG = 1
	.2.6	Input Low Voltage of pin PRG	$V_{PRG(L)}$	-0.3	-	1.0	V	-
	.2.7	Input High Voltage of pin PRG	V _{PRG(H)}	2.0	-	-	V	-
5.2.8 Low Input Pull-up Current $I_{PRG(L)}$ -100 -50 -20 μ A V_{PRG} = through pin PRG			I _{PRG(L)}	-100	-50	-20	μA	$V_{PRG} = 0 V,$



5.3 Power Outputs

5.3.1 Electrical Characteristics

Electrical Characteristics: Power Outputs

 $V_{\rm S}$ = 4.5 V to 5.5 V, $T_{\rm j}$ = -40 °C to +150 °C, (unless otherwise specified) all voltages with respect to ground, positive current flowing into pin (unless for pin SO)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
5.3.1	ON Resistance	R _{DS(ON)}	_	0.32	-	Ω	T _J = 25 °C,
							$V_{\rm S} = 5 {\rm V},$
							<i>I</i> _D = 1A
			-	0.52	0.65	Ω	T _J = 150 °C,
							$V_{\rm S}$ = 5 V,
							<i>I</i> _D = 1A
5.3.2	Output Clamping Voltage	$V_{\rm DS(AZ)}$	45	53	60	V	output OFF
5.3.3	Over load current limitation	$I_{D(lim)}$	3	4.5	6	A	V _{DS} = 12 V
5.3.4	Output Leakage Current	I _{D(lkg)}	-	-	10	μA	<i>T</i> _J = 150 °C,
							$V_{\rm DS} = 35 {\rm V},$
							$V_{\rm S} = 5 \rm V,$
							RESET = 0
5.3.5	Turn-On Time	t _{ON}	-	5	10	μs	$I_{\rm D}$ = 1 A,
			-			0	resistive load
5.3.6	Turn-Off Time	t _{OFF}	-	5	10	μS	$I_{\rm D}$ = 1 A,
			-				resistive load
5.3.7	Over temperature shutdown	$T_{j(OT)}$	170	-	200	°C	<
	threshold ¹⁾						
5.3.8	Over temperature restart	$\Delta T_{j(OT)}$	-	10	-	К	-
	hysteresis						
1) Not	subject to production test, specified by c	lesign.					

5.3.2 Timing Diagrams

The power transistors are switched on and off with a dedicated slope either via the parallel inputs or by the CHn_{IN} bits of the serial peripheral interface SPI. The switching times t_{ON} and t_{OFF} are designed equally. See Figure 5 for details




Figure 5 Switching a Resistive Load



5.3.3 Inductive Output Clamp

When switching off inductive loads, the potential at pin OUT rises to $V_{\text{DS(CL)}}$, as the inductance continues to drive current. The inductive output clamp is necessary to prevent destruction of the device. See **Figure 6** for details. The maximum allowed load inductance and current, however, are limited.




Figure 6 Inductive Output Clamp

Maximum Load Inductance

During demagnetization of inductive loads, energy has to be dissipated in the TLE8104E. This energy can be calculated with following equation:

$$E = V_{\text{DS(CL)}} \cdot \left[\frac{V_{\text{bat}} - V_{\text{DS(CL)}}}{R_{\text{L}}} \cdot \ln \left(1 - \frac{R_{\text{L}} \cdot I_{\text{D}}}{V_{\text{bat}} - V_{\text{DS(CL)}}} \right) + I_{\text{D}} \right] \cdot \frac{L}{R_{\text{L}}}$$

The equation simplifies under the assumption of $R_{\rm L} = 0$:

$$E = \frac{1}{2}LI_{D}^{2} \cdot \left(1 - \frac{V_{bat}}{V_{bat} - V_{DS(CL)}}\right)$$

The energy, which is converted into heat, is limited by the thermal design of the component.

5.3.4 Protection Functions

The TLE8104E provides embedded protective functions. Integrated protection functions are designed to prevent IC destruction under fault conditions described in this data sheet. Fault conditions are considered "outside" the normal operating range. Protection functions are not designed for continuous repetitive operation.

Over load and over temperature protections are implemented in the TLE8104E. Figure 7 gives an overview of the protective functions.





Figure 7 Protection Functions




5.3.4.1 Over Load Protection

The TLE8104E is protected in case of over load or short circuit of the load. The current is limited to $I_{DS(lim)}$. After time $t_{d(fault)}$, the corresponding over load flag CL_{II} is set. The channel may shut down due to over temperature.

The over load flag (CLn) of the affected channel is cleared by the rising edge of the \overline{CS} signal after a successful SPI transmission. For timing information, please refer to **Figure 8** for details.





5.3.4.2 Over Temperature Protection

A dedicated temperature sensor for each channel detects if the temperature of its channel exceeds the over temperature shutdown threshold. If the channel temperature exceeds the over temperature shutdown threshold, the overheated channel is switched off immediately to prevent destruction. At the same time (no delay), the over temperature flag T_{D} is set. After cooling down, the channel is switched on again with thermal hysteresis ΔT_{i} .

The over temperature flag of the affected channel is cleared by the rising edge of the \overline{CS} signal after a successful SPI transmission.

5.3.5 Reverse Polarity Protection

In the case of reverse polarity when outputs are turned off, the intrinsic body diode of the power transistor causes power dissipation. The reverse current through the intrinsic body diode has to be limited by the connected load. The $V_{\rm S}$ supply pin must be protected against reverse polarity externally. Please note that neither the over load nor over temperature are functional in reverse current operation.





5.4 Diagnostic Functions

The TLE8104E provides diagnosis information about the device and about the load. The following diagnosis functions are implemented:

- The protective functions (flags *CLn* and *Tn*) of channel n are registered in the diagnosis flag *Pn*.
- The open load diagnosis of channel n is registered in the diagnosis flag OLn.
- The short to ground monitor information of channel n is registered in the diagnosis flag SGn

The diagnosis information of the TLE8104E can either be accessed by the SPI interface or FAULT pin. With the exception of over temperature, a fault is only recognized if it lasts longer than the fault delay time $t_{d(fault)}$. When using the SPI interface and fault pin, diagnosis flags are latched in the diagnosis register of the SPI interface. In this case, diagnosis flags are cleared by the rising edge of the CS signal after a successful SPI transmission.

Please see Figure 9 for details.




Figure 9 Block Diagram of Diagnostic Functions

Electrical Characteristics: Diagnostic Functions

 $V_{\rm S}$ = 4.5 V to 5.5 V, $T_{\rm i}$ = -40 °C to +150 °C, (unless otherwise specified)

all voltages with respect to ground, positive current flowing into pin

Pos.	Parameter	Symbol	E Li	mit Valu	Unit	Conditions	
			Min.	Тур.	Max.		
5.4.1	Open Load Detection Voltage	$V_{\rm DS(OL)}$	V _S - 2.5	V _S - 2.0	V _S - 1.3	V	-
5.4.2	Output Pull-down Current	$I_{\rm PD(OL)}$	50	90	150	μA	$V_{\rm DS}$ = 32 V ¹⁾
5.4.3	Short to Ground Detection Voltage	$V_{\rm DS(SHG)}$	V _S - 3.3	V _S - 2.9	V _S - 2.5	V	-
5.4.4	Short to Ground Detection Current	$I_{\rm SHG}$	-150	-100	-50	μA	$V_{\rm DS} = V_{\rm DS(SHG)}^{2)}$
5.4.5	Fault Filtering Time	$t_{d(FAULT)}$	50	110	200	μS	-

1) Channel turned off (INx, PRG, data bit, *BOL*), RESET =1

2) Channel turned off (INx, PRG, data bit, BOL), RESET =1 or Channel turned off (INx, PRG), RESET =0



5.5 SPI Interface

The diagnosis and control interface is based on a serial peripheral interface (SPI).

The SPI is a full duplex synchronous serial slave interface, which uses four lines: SO, SI, SCLK and \overline{CS} . Data is transferred by the lines SI and SO at the data rate given by SCLK. The falling edge of \overline{CS} indicates the beginning of a data access. Data is sampled in on line SI at the falling edge of SCLK and shifted out on line SO at the rising edge of SCLK. Each access must be terminated by a rising edge of \overline{CS} . A modulo 8 counter ensures that data is taken only, when a multiple of 8 bit has been transferred. The interface provides daisy chain capability.




Figure 10 Serial Peripheral Interface

The SPI protocol is described in Section 6. All registers are reset to default values after power-on reset or if the chip is programmed via SPI to enter sleep mode.

5.5.1 SPI Signal Description

 \overline{CS} - Chip Select: The system micro controller selects the TLE8104E by means of the \overline{CS} pin. Whenever the pin is in low state, data transfer can take place. When \overline{CS} is in high state, any signals at the SCLK and SI pins are ignored and SO is forced into a high impedance state.

CS High to Low transition: -

The diagnosis information is transferred into the shift register.

CS Low to High transition: ____

- Command decoding is only done after the falling edge of \overline{CS} and a exact multiple (1, 2, 3, ...) of eight SCLK signals have been detected.
- Data from shift register is transferred into the input matrix register.
- The diagnosis flags are cleared.

SCLK - **Serial Clock**: This input pin clocks the internal shift register. The serial input (SI) transfers data into the shift register on the falling edge of SCLK while the serial output (SO) shifts diagnostic information out on the rising edge of the serial clock. It is essential that the SCLK pin is in low state whenever chip select \overline{CS} makes any transition.


SI - Serial Input: Serial input data bits are shifted in at this pin, the most significant bit first. SI information is read on the falling edge of SCLK. The 8 bit input data consist of two parts (control and data). Please refer to Section 6 for further information.

SO - Serial Output: Data is shifted out serially at this pin, the most significant bit first. SO is in high impedance state until the \overline{CS} pin goes to low state. New data will appear at the SO pin following the rising edge of SCLK. Please refer to **Section 6** for further information.




5.5.2 Daisy Chain Capability

The SPI of TLE8104E is daisy chain capable. In this configuration several devices are activated by the same signal \overline{CS} . The SI line of one device is connected with the SO line of another device (see Figure 11), which builds a chain. The ends of the chain are connected with the output and input of the master device, SO and SI respectively. The master device provides the master clock SCLK, which is connected to the SCLK line of each device in the chain.





In the SPI block of each device, there is one shift register where one bit from SI line is shifted in each SCLK. The bit shifted out can be seen at SO. After 8 SCLK cycles, the data transfer for one device has been finished. In single chip configuration, the \overline{CS} line must go high to make the device accept the transferred data. In daisy chain configuration the data shifted out at device 1 has been shifted in to device 2. When using three TLE8104E devices in daisy chain, three times 8 bits have to be shifted through the devices. After that, the \overline{CS} line must go high (see Figure 12).



Electrical Characteristics: SPI Interface

 $V_{\rm S}$ = 4.5 V to 5.5 V, $T_{\rm j}$ = -40 °C to +150 °C, (unless otherwise specified) all voltages with respect to ground, positive current flowing into pin

Pos.	Parameter	Symbol				Unit	Conditions
			Min.	Тур.	Max.		
5.5.1	Input Pull-down Current (SI, SCLK)	$I_{\rm IN(SI,SCLK)}$	10	20	50	μA	$V_{\rm SI,SCLK} = V_{\rm S}$
5.5.2	Input Pull-up Current (CS)	$I_{\rm IN(\overline{CS})}$	-50	-20	-10	μA	$V_{\rm CS}$ = 0 V
5.5.3	SO High State Output Voltage	V _{SO(H)}	V _s - 0.4	-	-	V	I _{SOH} = 2 mA
5.5.4	SO Low State Output Voltage	$V_{\rm SO(L)}$	-	-	0.4	V	I _{SOL} = -2.5 mA
5.5.5	Serial Clock Frequency (depending on SO load)	<i>f</i> sclk	DC	-	5	MHz	-



Electrical Characteristics: SPI Interface (cont'd)

 $V_{\rm S}$ = 4.5 V to 5.5 V, $T_{\rm j}$ = -40 °C to +150 °C, (unless otherwise specified) all voltages with respect to ground, positive current flowing into pin

Pos.	Parameter	Symbol	L	imit Valu	ies	Unit	Conditions
			Min.	Тур.	Max.	-	
5.5.6	Serial Clock Period (1/f _{sclk}) (depending on SO load)	t _{pSCLK}	200	-	-	ns	-
5.5.7	Serial Clock High Time	t _{SCLK(H)}	50	-	-	ns	_
5.5.8	Serial Clock Low Time	t _{SCLK(L)}	50	-	-	ns	_
5.5.9	Enable Lead Time (falling edge of CS to rising edge of SCLK)	t _{lead}	250		-	ns	_
5.5.10	Enable Lag Time (falling edge of SCLK to rising edge of CS)	t _{lag}	250	-	-	ns	-
5.5.11	Data Setup Time (required time SI to falling of SCLK)	t _{SU}	20	-	-	ns	-
5.5.12	Data Hold Time (falling edge of SCLK to SI)	t _H	20	-	-	ns	-
5.5.13	Disable Time ¹⁾	t _{DIS}	-	-	150	ns	-
5.5.14	Transfer Delay Time ²⁾ (CS high time between two accesses)	t _{dt}	200	7	-	ns	-
5.5.15	Data Valid Time ¹⁾	t _{valid}	-	110 120 150	160 170 200	ns	$C_{\rm L} = 50 \text{ pF}$ $C_{\rm L} = 100 \text{ pF}$ $C_{\rm L} = 220 \text{ pF}$
5.5.16	Input Low Voltage	$V_{SI(L)'}$ $V_{CS(L)'}$ $V_{SCLK(L)}$	-0.3	-	1.0	V	-
5.5.17	Input High Voltage	$V_{\rm SI(H)}, V_{\rm CS(H)}, V_{\rm SCLK(H)}$	2.0	-	V _S +0.3	V	-
5.5.18	Input Voltage Hysteresis ¹⁾	$V_{\rm SI(Hys)}, V_{\rm CS(Hys)}, V_{\rm CS(Hys)}, V_{\rm SCLK(Hys)}$	50	100	200	mV	
5.5.19	SO Tri-state leakage current	$I_{\rm SOlkg}$	-10	F C	10	μA	$\overline{\text{CS}} = 1, \\ 0 \text{ V} \le V_{\text{SO}} \le V_{\text{S}}$

1) Not subject to production test, specified by design.

2) This time is necessary between two write accesses. To get the correct diagnostic information, the transfer delay time has to be extended to the maximum fault delay time $t_{d(fault)max} = 200 \ \mu s$.



5.5.3 Timing Diagrams




Figure 13 Serial Interface Timing Diagram

5.6 FAULT pin

There is a general fault pin (open drain) which shows a high to low transition as soon as an error occurs for any one of the four channels. This fault indication can be used to generate a μ C interrupt. Therefore a 'diagnosis' interrupt routine need only be called after this fault indication.

This saves processor time compared to a cyclic reading of the SO information.

Refer to Figure 9 for the block diagram of the diagnostic functions.

Electrical Characteristics: SPI Interface

 $V_{\rm S}$ = 4.5 V to 5.5 V, $T_{\rm j}$ = -40 °C to +150 °C, (unless otherwise specified) all voltages with respect to ground, positive current flowing into pin

Pos.	Parameter	Symbol	L	imit Valu	es	Unit	Conditions
			Min.	Тур.	Max.		
5.6.20	Low level output voltage of pin	V _{FAULT(L)}	0	_	0.4	V	$I_{FAULT} = 1.6 mA$
			EL	EC	TR	0	NIC



6 SPI Control

The SPI protocol of the TLE8104E provides two types of registers: control and diagnosis. After power-on reset, all register bits are set to default values.

Serial Input Default Value: 00_H

7	6	5	4	3	2	1	0	
1	CMD						1 1	
W	W	W	W	W	(CH4 _{IN} CH3 _{IN}		W	
vv	vv	vv	vv	vv	vv	vv	vv	
Field	Bits	Туре	Descrip	tion				
CMD	7:4	W	1100 F 1010 E 0011 E 1111 E XXXX A	Diagnosis only Read back inputed the function of Diagonal bit set for la Diagonal bit set for la Diagonal bit set for la Diagonal bit set for la Command with	ut and 1-bit diag of SPI logic OR operative ue for the <i>BOL</i> logic AND operation and words are a valid data bits doolean operation	tion of <i>INn</i> ar bit is logic OF ation of <i>INn</i> a accepted as a epending on t	t. and data bits n OR or AN	
DATA	3:0 W Data If Command is 0000 Data If Command is 1100 Data If Command is 1010 Data If Command is 0011 Each corre If Command is 1111 Each corre All other CommandsEach with i depe							
Default Valu					CTR		Ċ	
7	6	5	4	3	2	1	0	
СН4 (СН4 ₁ СН4 ₀)		CH3 (CH3₁ CH3₀)		CH2 (CH2 ₁ CH2 ₀)		СН1 (СН1 ₁ СН1 ₀)		
r	r r	r	r	r	r	r	r	
Field	Bits	Туре	Descrip	tion				
CHn	2n-2 :2n-1	2n-2 r Standard Diagnosis for Channel n						




6.1 SPI Examples

Below are examples of the different SPI command words and the resulting behavior of the output channels and Seiral Output pin.

6.1.1 Example: Diagnosis Only

The contents of the diagnosis register will be returned during the next SPI access. This command is only active once unless the next control command is again "Diagnosis only" (see Figure 14).

In the example shown in **Figure 14**, the standard diagnosis reports short circuit to ground for channel 1 (00), open load for channel 2 (01), over load / over temperature for channel 3 (10) and normal operation for channel 4 (11).



6.1.2 Example: Read Back Input and 1-bit Diagnosis

The first four bits of SO during the next SPI access give the state of the parallel inputs, denoted by INn. The second four-bit word fed out at SO contains 1-bit diagnosis information of the output (1 = no fault, 0 = fault), denoted by Fn (see Figure 15).





Figure 15 Read Back Input and 1-bit Diagnosis

6.1.3 Example: Echo Function of SPI

This function can be used to check the proper function of the serial interface. This command connects directly the SI to the SO during the next CS period. This internal connection is only active once unless the next control command is again "Echo function of SPI" (see Figure 16).





6.1.4 Example: OR Operation and Diagnosis

Sets the *BOL* bit to perform an OR operation on the *INn* signals and their corresponding data bits *CHn_{IN}*. The contents of the diagnosis register will be returned during the next SPI access (see **Figure 17**). If the OR operation is programmed, it is latched until overwritten by an AND operation. This is the default operation after the device emerges from power-up or Reset mode.




Figure 17 OR Operation and Diagnosis

6.1.5 Example: AND Operation and Diagnosis

Sets the *BOL* bit to perform an AND operation on the INn signals and their corresponding data bits CHn_{IN} . The contents of the diagnosis register will be returned during the next SPI access (see **Figure 18**). If the AND operation is programmed, it is latched until overwritten by an OR operation, the device enters Reset mode or becomes shut down.




Figure 18 AND Operation and Diagnosis



6.1.6 Example: All Other Command Words

All other control words except for Diagnosis Only, Read Back Input and Echo Function will be accepted as an OR or an AND command with valid data bits, depending on the Boolean operation which was previously programmed (see Figure 19).




Figure 19 All Other Command Words (with previously programmed AND command)






Application Description

7 Application Description


Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.





Package Outlines

Package Outlines 8



PG-DSO-20 (Plastic Dual Small Outline Package) Green Product Figure 21

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).



Revision History

9 Revision History

Table 2

Version	Date	Changes				
V1.3 -> V1.4	4: 2010-04-07					
/1.4	2010-04-07	New cover graphics				
		Package name changed to PG-DSO-20				
		Figure 2: parameters naming corrected to match pin naming				
		Chapter 4.1: added note to absolute maximum ratings				
		Item 4.2.3: typ. value changed, 26.2 K/W ->26 K/W				
		Item 5.1.5: parameter name changed "Low input pull-up current through pin RESET" -> "High input pull-up current through pin RESET"				
		Item 5.1.5: conditions changed $V_{\text{RESET}} = 0 \text{ V} \rightarrow V_{\text{RESET}} = 2 \text{ V}$, Item 5.1.5: values corrected according to terms				
		Item 5.2.2: parameter renamed V _{INH} -> V _{IN(H)}				
		Item 5.2.3: parameter renamed V _{INHys} -> V _{IN(Hys)}				
		Item 5.2.4: values corrected according to terms				
		Item 5.2.8: values corrected according to terms				
		Item 5.4.1, Item 5.4.2 and Item 5.4.4: parameter renamed to fit new test conditions				
		Item 5.4.2 and Item 5.4.4: test conditions adapted				
		Item 5.4.4: min and max value corrected				
		Item 5.4.5 and Item 5.4.6: parameter moved to Chapter 5.6				
		Item 5.4.6: parameter renamed $V_{\text{FAULT}} \rightarrow V_{\text{FAULT(L)}}$				
		Item 5.5.2: values corrected according to terms				
		Item 5.5.3: parameter renamed $V_{\text{SOH}} \rightarrow V_{\text{SO(H)}}$				
		Item 5.5.4: parameter renamed $V_{\text{SOL}} \rightarrow V_{\text{SO(L)}}$				
		Item 5.5.4: test conditions corrected according to terms				
		Item 5.5.5: parameter renamed f_{SCLK}				
		Item 5.5.6: added "(depending on SO load)"				
		Item 5.5.6: parameter renamed t_{pSCLK}				
		Item 5.5.7: parameter renamed $t_{SCKH} \rightarrow t_{SCLK(H)}$				
		Item 5.5.8: parameter renamed $t_{SCKL} \rightarrow t_{SCLK(L)}$				
		Value changed for tvalid (Item 5.5.15) with $C_L = 50 \text{ pF}$				
		Added t_{valid} (Item 5.5.15) with C_{L} = 100 pF and C_{L} = 220 pF				
		Item 5.5.16: parameter added				
		Item 5.5.17: parameter added				
		Item 5.5.18: parameter added				
		Item 5.5.19: parameter added				
		Chapter 5.5.3: numbering changed 5.6 -> 5.5.3				
		Figure 13: parameters naming corrected to match naming in upper electrical				
		characteristics table				
		Chapter 5.6: chapter added				
		Figure 20 : $V_{\rm dd}$ changed to $V_{\rm s}$				
		Chapter 7: notes added				


V1.2 -> V1.3: 2009-01-16



Revision History

Table 2

Version	Date	Changes		
V1.3	2009-01-16	Reduced device stand-off in Figure 21		
V1.1 -> V1.2	2: 2008-09-02			
V1.2	2008-09-02	Removed parameter "Supply Current in Sleep Mode" on page 9		
V1.0 -> V1.1	: 2008-03-02			
V1.1	2008-03-03	typo corrected page 3: from "Description / Quad Current Sense Low-Side Switch in Smar Power Technology (SPT) with four open drain DMOS output stages" to "Description / Quad Low-Side Switch in Smart Power Technology (SPT) with four open drain DMOS output stages		
V0.5 -> V1.0	: 2007-06-11 Versi	on Change to "Final" Data Sheet		
V1.0	2007-06-11	Information under Maximum Ratings about "DIN Humidity Category" and "IEC Climatic Category" according data sheet standards removed.		
V1.0	2007-07-10	Thermal Information Chapter 4.2 added		
V1.0	2007-07-26	Fig 21 updated		





© 2010 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.